Time Left - 10:00 mins
ESE EC : Digital Circuits Champion Quiz 3
Attempt now to get your rank among 916 students!
Question 1
Which of the following flip-flop is used as a latch?
Question 2
Match List-I (Application of Circuits) with List-II (Circuit Name) and select the correct answer using the code given below the Lists:
List-I
A). Divider
B). Clips input voltage at two predetermined levels.
C). Square wave generator
D). Narrow current pulse generator
List-II
1). Astable multivibrator
2). Schmitt trigger
3). Bistable mutivibrator
4). Blocking oscillator
List-I
A). Divider
B). Clips input voltage at two predetermined levels.
C). Square wave generator
D). Narrow current pulse generator
List-II
1). Astable multivibrator
2). Schmitt trigger
3). Bistable mutivibrator
4). Blocking oscillator
Question 3
The circuit given below is that of a.
Question 4
Which one of the following circuits converts a JK-flip-flop a T-flip-flop?
Question 5
Which of the following circuits come under the class if sequential logic circuits?
1). Full adder
2). Full substractor
3). Half adder
4). J-K flip-flop
5). Counter
Select the correct answer from the codes given below:
1). Full adder
2). Full substractor
3). Half adder
4). J-K flip-flop
5). Counter
Select the correct answer from the codes given below:
Question 6
The characteristic equation of a flip-flop gives the next state QN+1 in term of the present state QN and the inputs. Which one of the following is the characteristic equation of J-K flip-flop?
Question 7
12 MHz clock frequency is applied to a cascaded counter of modulus-3 counter, modulus-4 counter and modulus-5 counter. What are the lowest output frequency and the overall modulus, respectively?
Question 8
D input of a clocked D-flip-flop receives an input A ⊕ Qnwhere A is an external logic input and Qn is the output of the nth D-ff before the clock appears. The circuit works as.
Question 9
Which of the following statements regarding binary counter are correct?
1). Clock inputs of all the flip-flops of a synchronous counter are applied from the same source whereas those in an asynchronous counter are from different sources.
2). Asynchronous counter has ripple effects whereas synchronous counter has not.
3). Only J-K flip-flops can be used in synchronous counter whereas asynchronous counter can be designed with any type of flip-flops.
1). Clock inputs of all the flip-flops of a synchronous counter are applied from the same source whereas those in an asynchronous counter are from different sources.
2). Asynchronous counter has ripple effects whereas synchronous counter has not.
3). Only J-K flip-flops can be used in synchronous counter whereas asynchronous counter can be designed with any type of flip-flops.
Question 10
When one of the following equations satisfies the JK flip-flop truth table?
- 916 attempts
- 5 upvotes
- 57 comments
Feb 23ESE & GATE EC
