Time Left - 15:00 mins

GATE EE 2018 Exam: Digital Circuits Quiz 6

Attempt now to get your rank among 459 students!

Question 1

The logic circuit used to generate the active low chip select (CS) by an 8085 microprocessor to address a peripheral is shown in the following figure. The peripheral will respond to addresses in the range.
Description: D:\GradeStack Courses\GATE Tests (Sent by Ravi)\GATE-EE-ME-19-Mar\GATE-EE-2002_files\image038.jpg

Question 2

A snapshot of the address, data and control buses of an 8085 Microprocessor executing a program is given below.
Description: E:\Gate\Gate-EE-14-Dec\12_Mprocesor_EMT_BL-done_files\image050.jpg
The assembly language instruction being executed is

Question 3

Consider the following 8085 Microprocessor assembly language program.
1- LXI SP, 0200 H
2- LXI B, 1028 H
3- LXI H, 42FF H
4- PUSH H
5- LXI D, 20FE H
6- DAD B
7- X CHG
8- DAD D
9- HLT
After execution of above program content of HL register pair is ________ H.

Question 4

Consider the following instruction [X is any number from 0 to F]
STC
MVIA, X0H
RRC
RRC
RRC
RRC
HLT
After execution of above instructions in INTEL 8085 the content of accumulator will

Question 5

The logic circuit given below is used to generate chip select signal by INTEL 8085 Microprocessor to address a peripheral. The peripheral will respond to address in the range.
Description: E:\Gate\Gate-EE-14-Dec\12_Mprocesor_EMT_BL-done_files\image137.png
  • 459 attempts
  • 4 upvotes
  • 9 comments
Oct 12ESE & GATE EE