Time Left - 10:00 mins
ESE EC Exam 2018: Practice Quiz(Computer Organization and Architecture) 9
Attempt now to get your rank among 507 students!
Question 1
how many total interrupts are present in 8085?
Question 2
Zero flag is set in case when result of:
Question 3
In case of logical address protection, logical address is obtained by:
Question 4
Real Time System is used when we require:
Question 5
Which is correct in case of half Adder circuit?
Question 6
Which is not a part of processor?
Question 7
In JK Flip-Flop, toggle means:
Question 8
In a word processor you will normally used for which among the following options?
Question 9
Consider the sequence of machine instructions given below:
MUL R5, R0, R1
DIV R6, R2, R3
ADD R7, R5, R6
SUB R8, R7, R4
In the above sequence, R0 to R8 are general purpose registers. In the instructions shown, the first register stores the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following 4 stages: (1) Instruction Fetch and Decode (IF), (2) Operand Fetch (OF), (3) Perform Operation (PO) and (4) Write back the result (WB). The IF, OF and WB stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD or SUB instruction, 3 clock cycles for MUL instruction and 5 clock cycles for DIV instruction. The pipelined processor uses operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for the execution of the above sequence of instructions is__________.
MUL R5, R0, R1
DIV R6, R2, R3
ADD R7, R5, R6
SUB R8, R7, R4
In the above sequence, R0 to R8 are general purpose registers. In the instructions shown, the first register stores the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following 4 stages: (1) Instruction Fetch and Decode (IF), (2) Operand Fetch (OF), (3) Perform Operation (PO) and (4) Write back the result (WB). The IF, OF and WB stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD or SUB instruction, 3 clock cycles for MUL instruction and 5 clock cycles for DIV instruction. The pipelined processor uses operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for the execution of the above sequence of instructions is__________.
Question 10
Which of the following type of RAM is most efficient expensive and less dense
- 507 attempts
- 8 upvotes
- 11 comments
Oct 26ESE & GATE EC
