Time Left - 05:00 mins

ISRO Exam CS 2017 Topic-Wise Quiz Computer Organization (Instruction Pipelining)

Attempt now to get your rank among 198 students!

Question 1

In X=(M+N×O)/(P×Q), how many one-address instructions are required to evaluate it?

Question 2

Consider a pipelined processor with the following four stages
lF: Instruction Fetch
ID: Instruction Decode and Operand Fetch
EX: Execute WB: Write Back"
The IF, ID and WB stages take one clock cycle each to complete the operation. The ADD and SUB instructions need 1 clock cycle and the MUL instruction need 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions?
ADD R2, R1, R0 R2Description: E:\Gate\isro-cs\ISRO-CS-2009_files\image011.pngR1+R0
MUL R4, R3, R2 R4Description: E:\Gate\isro-cs\ISRO-CS-2009_files\image011.pngR3*R2
SUB R6, R5, R4 R6Description: E:\Gate\isro-cs\ISRO-CS-2009_files\image011.pngR5-R4

Question 3

The use of multiple register windows with overlap causes a reduction in the number of memory accesses for
1.Function locals and parameters
2.Register saves and restores
3.Instruction fetches

Question 4

Register renaming is done in pipelined processors

Question 5

Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is:
  • 198 attempts
  • 1 upvote
  • 6 comments
Jun 8GATE & PSU CS