Time Left - 06:00 mins

BARC CS 2018 Nuclear Quiz - 4 (C.O)

Attempt now to get your rank among 272 students!

Question 1

Given two binary strings with binary value 10011100 and 1010101 and some operation is performed on them and output according to it is -71. Code for ADD operation is 1, for SUB 2 , for AND 3 and XOR for 4. Give the integer code for correct operation.

Question 2

A DMA module is transferring character to memory using cycle stealing, from a device transmitting at 12800 bps. The processor is fetching instructions at the rate of 4 million instructions per second. By how much (in %) will the processor slow down due to DMA activity?

Question 3

Consider a 4-stages pipeline with respective stage delays of (10ns, 5ns, 20ns & 15ns) .What is the efficiency of the pipeline when the number of tasks are significantly larger than the number of stages?

Question 4

Consider an instruction pipeline with the following stages.
IF: Instruction fetch.
ID: Instruction decode.
OF: Operand fetch.
EX: Execute (ALU operations are performed).
MA: Memory access (Data memory is accessed).
WB: Write back.
The following program segment is executed on the pipeline.

Operand forwarding is used in the pipeline. If all the instructions will take one cycle on each stage to complete the execution then how long (in cycles) will it take to complete the above instructions in the pipeline?

Question 5

Consider 4-block cache (initially empty) with the following main memory block references.
4, 5, 7, 12, 4, 5, 13, 4, 5, 7
Identify the hit ratio for Direct mapped cache?

272 attempts
4 upvotes
1 comment

Tags :

GATE & PSU CS Computer Organization and Architecture

Aug 24GATE & PSU CS