Time Left - 10:00 mins

ISRO EC 2018:Analog Circuits Booster Quiz 1

Attempt now to get your rank among 838 students!

Question 1

Find the lower cut off frequency response effected due to the input coupling capacitor in the common source JFET Amp circuit?

Question 2

In the circuit shown, the op-amp has finite input impedance, infinite voltage gain and zero input offset voltage. The output voltage Vout is

Question 3

In an FET common-source high frequency amplifier, which one of the following is the correct expression for input capacitance Ci?

Question 4

Two RC coupled amplifiers are connected to form a 2-stage amplier. If the lower and upper cutoff frequencies of each individual amplifier respectively are 100 HZ and 20 kHZ, What these frequencies are for the 2-stage amplifier?

Question 5

The circuit shown is a

Question 6

The diode in the circuit given below has VON = 0.7 V but is ideal otherwise. The current (in mA) in the 4kΩ resistor is______ mA
Description: Description: D:\GradeStack Courses\GATE Tests (Sent by Ravi)\GATE EC 10-Mar\GATE-ECE-2015-Paper-2_files\image210.png

Question 7

The FET in the circuit has rds = 50KΩ and gm = 5 mS. Determine the value of voltage gain. .

Question 8

Determine the effect on the input impedance if the capacitor is removed from the given network.

  • 838 attempts
  • 8 upvotes
  • 10 comments
Aug 12ESE & GATE EC